| US 5,784,584 C1 (6943rd) | ||
| HIGH PERFORMANCE MICROPROCESSOR USING INSTRUCTIONS THAT OPERATE WITHIN INSTRUCTION GROUPS | ||
| Charles H. Moore, Woodside, Calif., and Russell H. Fish, III, Mt. View, Calif., assignors to Technology Properties Limited, San Jose, Calif. | ||
| Reexamination Request Nos. 90/008,299, Oct. 19, 2006 and 90/008,225, Nov. 15, 2006. | ||
| Reexamination Certificate for Patent 5,784,584, issued Jul. 21, 1998, Appl. No. 484,935, Jun. 7, 1995. | ||
| Division of application No. 07/389,334, filed on Aug. 3, 1989, now Pat. No. 5,440,749. | ||
| Int. Cl. G06F 9/30;12/08;7/78;9/32;7/48 (2006.01) | ||
| U.S. Cl. 712—200 |
| AS A RESULT OF REEXAMINATION, IT HAS BEEN DETERMINED THAT: |
| Claim 29 is determined to be patentable as amended. |
| Claims 1-28 were not reexamined. |
| 29. In a microprocessor system including a central processing unit, memory, and an instruction register, a method for providing instructions and literal operands from said memory to said central processing unit comprising the steps of: providing instruction groups to said instruction register from said memory;
wherein said instruction register is connected to circuits that decode instructions;
wherein each of said instruction groups is structured to comprise a set of locations, including a first location, that contain either instructions or operands or both, said operands comprising either literal operands or variable-length address operands, and said instructions including opcode bits or both opcode bits and address selection bits but not including variable-length address operands; and further
wherein certain of said instruction groups include at least one instruction that, when executed, causes an access to an instruction, or to a literal operand [or] and an instruction [or both], said accessed literal operand or said accessed instruction being located at a predetermined position from a boundary of said instruction groups, said accessed instruction positioned at only the first location of an instruction group;
decoding said at least one instruction to determine at least said predetermined position of said accessed instruction as only the first location of the set of locations of the instruction group containing said accessed instruction;
locating at least said predetermined position; and
supplying said accessed instruction, or said accessed literal operand and said accessed instruction, from said instruction groups to said central processing unit, using [the] at least said predetermined [location, said operand or instruction or both to said central processing unit] position.
|